DATASHEET

GD25LF64E-Rev1.4 1 May 2024



Contents

| 1 | FEATURES4 | | | | | | | | | |
|---|-----------|---|----|--|--|--|--|--|--|--|
| 2 | GE | GENERAL DESCRIPTIONS5 | | | | | | | | |
| 3 | | MEMORY ORGANIZATION | | | | | | | | |
| | | | | | | | | | | |
| 4 | | VICE OPERATIONS | | | | | | | | |
| | 4.1 | SPI Mode | | | | | | | | |
| | 4.2 | QPI Mode | 9 | | | | | | | |
| 5 | DA | TA PROTECTION | 10 | | | | | | | |
| 6 | ST | ATUS REGISTER | 12 | | | | | | | |
| 7 | СО | MMAND DESCRIPTIONS | 14 | | | | | | | |
| | 7.1 | Write Enable (WREN) (06h) | 18 | | | | | | | |
| | 7.2 | Write Disable (WRDI) (04h) | 18 | | | | | | | |
| | 7.3 | Read Status Register (RDSR) (05h/35h) | 19 | | | | | | | |
| | 7.4 | Write Status Register (WRSR) (01h) | 19 | | | | | | | |
| | 7.5 | Write Enable for Volatile Status Register (50h) | 20 | | | | | | | |
| | 7.6 | Read Data Bytes (READ) (03h) | 21 | | | | | | | |
| | 7.7 | Read Data Bytes at Higher Speed (Fast Read) (OBh) | 21 | | | | | | | |
| | 7.8 | Dual Output Fast Read (3Bh) | 22 | | | | | | | |
| | 7.9 | Quad Output Fast Read (6Bh) | 23 | | | | | | | |
| | 7.10 | Dual I/O Fast Read (BBh) | 24 | | | | | | | |
| | 7.11 | Quad I/O Fast Read (EBh) | 25 | | | | | | | |
| | 7.12 | Burst Read with Wrap (0Ch) | 27 | | | | | | | |
| | 7.13 | DTR Quad I/O Fast Read (DTRQIO) (EDh) | 27 | | | | | | | |
| | 7.14 | Set Burst with Wrap (77h) | 28 | | | | | | | |
| | 7.15 | Set Read Parameters (C0h) | 29 | | | | | | | |
| | 7.16 | Page Program (PP) (02h) | 30 | | | | | | | |
| | 7.17 | Quad Page Program (32h) | 30 | | | | | | | |
| | 7.18 | Sector Erase (SE) (20h) | 31 | | | | | | | |
| | 7.19 | 32KB Block Erase (BE32) (52h) | 32 | | | | | | | |
| | 7.20 | 64KB Block Erase (BE64) (D8h) | 33 | | | | | | | |
| | 7.21 | Chip Erase (CE) (60h/C7h) | 33 | | | | | | | |
| | 7.22 | Read Manufacture ID/ Device ID (REMS) (90h) | 34 | | | | | | | |
| | 7.23 | Read Identification (RDID) (9Fh) | 35 | | | | | | | |
| | 7.24 | Read Unique ID (4Bh) | 36 | | | | | | | |
| | 7.25 | Erase Security Registers (44h) | 36 | | | | | | | |
| | 7.26 | Program Security Registers (42h) | 37 | | | | | | | |
| | 7.27 | Read Security Registers (48h) | 37 | | | | | | | |
| | | | | | | | | | | |



Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LF64E

| | 7.28 | Enable Reset (66h) and Reset (99h) | 38 |
|----|------|---|----|
| | 7.29 | Program/Erase Suspend (PES) (75h) | 39 |
| | 7.30 | Program/Erase Resume (PER) (7Ah) | 40 |
| | 7.31 | Deep Power-Down (DP) (B9h) | 40 |
| | 7.32 | Release from Deep Power-Down and Read Device ID (RDI) (ABh) | 41 |
| | 7.33 | Enable QPI (38h) | 42 |
| | 7.34 | Disable QPI (FFh) | 43 |
| | 7.35 | Read Serial Flash Discoverable Parameter (5Ah) | 43 |
| 8 | EL | LECTRICAL CHARACTERISTICS | 45 |
| | 8.1 | Power-On Timing | 45 |
| | 8.2 | Initial Delivery State | 45 |
| | 8.3 | Absolute Maximum Ratings | 45 |
| | 8.4 | Capacitance Measurement Conditions | 46 |
| | 8.5 | DC Characteristics | 47 |
| | 8.6 | AC Characteristics | 50 |
| 9 | OF | RDERING INFORMATION | 57 |
| | 9.1 | Valid Part Numbers | 58 |
| 1 | 0 | PACKAGE INFORMATION | 60 |
| | 10.1 | Package SOP8 150MIL | 60 |
| | 10.2 | Package SOP8 208MIL | 61 |
| | 10.3 | Package USON8 (3x4mm) | 62 |
| | 10.4 | Package USON8 (4x4mm) | 63 |
| | 10.5 | Package WSON8 (6x5mm) | 64 |
| 1. | 1 | REVISION HISTORY | 65 |

Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LF64E

FEATURES

- ◆ 64M-bit Serial NOR Flash
 - 8192K-Byte
 - 256 Bytes per programmable page
- ◆ Standard, Dual, Quad SPI, QPI, DTR
 - Standard SPI: SCLK, CS#, SI, SO
 - Dual SPI: SCLK, CS#, IO0, IO1
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - SPI DTR (Double Transfer Rate) Read
- ◆ High Speed Clock Frequency
 - 166MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 332Mbits/s
 - Quad I/O Data transfer up to 664Mbits/s
 - QPI Mode Data transfer up to 664Mbits/s
 - DTR Quad I/O Data transfer up to 832Mbits/s
- Software Write Protection
 - Write protect all/portion of memory via software
 - Top/Bottom Block protection
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- ◆ Allows XiP (eXecute In Place) Operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache

- ◆ Fast Program/Erase Speed
 - Page Program time: 0.4ms typical
 - Sector Erase time: 40ms typical
 - Block Erase time: 0.15s/0.2s typical
 - Chip Erase time: 16s typical
- ◆ Flexible Architecture
 - Uniform Sector of 4K-Byte
 - Uniform Block of 32/64K-Byte
- ◆ Low Power Consumption
 - 10µA typical standby current
 - 1µA typical deep power down current
- ◆ Advanced Security Features
 - 128-bit Unique ID for each device
 - Serial Flash Discoverable parameters (SFDP) register
 - 3x1024-Byte Security Registers With OTP Locks
- ◆ Single Power Supply Voltage
 - Full voltage range: 1.65-2.0V
- ◆ Package Information
 - SOP8 150mil
 - SOP8 208mil
 - USON8 (3x4mm)
 - USON8 (4x4mm)
 - WSON8 (6x5mm)

2 GENERAL DESCRIPTIONS

The GD25LF64E (64M-bit) Serial NOR flash supports the standard Serial Peripheral Interface (SPI), and the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2, I/O3. The Dual I/O data is transferred with speed of 332Mbit/s, and the Quad I/O data is transferred with speed of 664Mbit/s. The DTR Quad I/O data is transferred with speed of 832Mbits/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for SOP8 package





Table 1. Pin Description for SOP8 Package

| Pin No. | Pin Name | I/O | Description |
|---------|----------|-----|-----------------------------------|
| 1 | CS# | I | Chip Select Input |
| 2 | SO (IO1) | I/O | Data Output (Data Input Output 1) |
| 3 | IO2 | I/O | Data Input Output 2 |
| 4 | VSS | | Ground |
| 5 | SI (IO0) | I/O | Data Input (Data Input Output 0) |
| 6 | SCLK | I | Serial Clock Input |
| 7 | IO3 | I/O | Data Input Output 3 |
| 8 | VCC | | Power Supply |

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If IO2/IO3 is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing IO2/IO3 input to float.

Figure 2 Connection Diagram for USON8/WSON8 package



8 - LEAD USON/WSON

Table 2. Pin Description for USON8/WSON8 Package


| Pin No. | Pin Name | I/O | Description |
|---------|----------|-----|-----------------------------------|
| 1 | CS# | I | Chip Select Input |
| 2 | SO (IO1) | I/O | Data Output (Data Input Output 1) |
| 3 | IO2 | I/O | Data Input Output 2 |
| 4 | VSS | | Ground |
| 5 | SI (IO0) | I/O | Data Input (Data Input Output 0) |
| 6 | SCLK | I | Serial Clock Input |
| 7 | IO3 | I/O | Data Input Output 3 |
| 8 | VCC | | Power Supply |

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If IO2/IO3 is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing IO2/IO3 input to float.



BLOCK DIAGRAM



3 **MEMORY ORGANIZATION**

GD25LF64E

| Each device has | Each block has | Each sector has | Each page has | |
|-----------------|----------------|-----------------|---------------|---------|
| 8M | 64/32K | 4K | 256 | Bytes |
| 32K | 256/128 | 16 | - | pages |
| 2K | 16/8 | - | - | sectors |
| 128/256 | - | - | - | blocks |

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LF64E 64K Bytes Block Sector Architecture

| Block | Sector | Addres | s range |
|-------|--------|---------|---------|
| | 2047 | 7FF000H | 7FFFFFH |
| 127 | | | |
| | 2032 | 7F0000H | 7F0FFFH |
| | 2031 | 7EF000H | 7EFFFFH |
| 126 | | | |
| | 2016 | 7E0000H | 7E0FFFH |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | 47 | 02F000H | 02FFFFH |
| 2 | | | |
| | 32 | 020000H | 020FFFH |
| | 31 | 01F000H | 01FFFFH |
| 1 | | | |
| | 16 | 010000H | 010FFFH |
| | 15 | 00F000H | 00FFFFH |
| 0 | | | |
| | 0 | 000000H | 000FFFH |

4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD25LF64E features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LF64E supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI commands, the SI and SO pins become bidirectional I/O pins: IOO and IO1.

Quad SPI

The GD25LF64E supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read" (6BH, EBH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI commands, the SI and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and IO3 pins. For GD25LF64E, the QE bit is set to 1 as default and cannot be changed.

DTR Quad SPI

The GD25LF64E supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" (EDH) command. This command allows data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command, the SI and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and IO3 pins. For GD25LF64E, the QE bit is set to 1 as default and cannot be changed.

4.2 QPI Mode

The GD25LF64E supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode. For GD25LF64E, the QE bit is set to 1 as default and cannot be changed.

5 **DATA PROTECTION**

The GD25LF64E provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up / Software Reset (66H+99H)
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect bits (BP4-BP0) define the section of the memory array that can be read but not changed.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and Software Reset (66H+99H).
- Write Inhibit Voltage (VWI): Device would reset automatically when VCC is below a certain threshold VWI.

Table 3. GD25LF64E Protected area size (CMP=0)

| | Status F | Register | Conten | t | | Memory Conte | nt | |
|-----|----------|----------|--------|-----|------------|-----------------|---------|--------------|
| BP4 | ВР3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| Х | Х | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 0 | 0 | 0 | 0 | 1 | 126 to 127 | 7E0000H-7FFFFH | 128KB | Upper 1/64 |
| 0 | 0 | 0 | 1 | 0 | 124 to 127 | 7C0000H-7FFFFFH | 256KB | Upper 1/32 |
| 0 | 0 | 0 | 1 | 1 | 120 to 127 | 780000H-7FFFFFH | 512KB | Upper 1/16 |
| 0 | 0 | 1 | 0 | 0 | 112 to 127 | 700000H-7FFFFFH | 1MB | Upper 1/8 |
| 0 | 0 | 1 | 0 | 1 | 96 to 127 | 600000H-7FFFFFH | 2MB | Upper 1/4 |
| 0 | 0 | 1 | 1 | 0 | 64 to 127 | 400000H-7FFFFFH | 4MB | Upper 1/2 |
| 0 | 1 | 0 | 0 | 1 | 0 to 1 | 000000H-01FFFFH | 128KB | Lower 1/64 |
| 0 | 1 | 0 | 1 | 0 | 0 to 3 | 000000H-03FFFFH | 256KB | Lower 1/32 |
| 0 | 1 | 0 | 1 | 1 | 0 to 7 | 000000H-07FFFFH | 512KB | Lower 1/16 |
| 0 | 1 | 1 | 0 | 0 | 0 to 15 | 000000H-0FFFFFH | 1MB | Lower 1/8 |
| 0 | 1 | 1 | 0 | 1 | 0 to 31 | 000000H-1FFFFFH | 2MB | Lower 1/4 |
| 0 | 1 | 1 | 1 | 0 | 0 to 63 | 000000H-3FFFFFH | 4MB | Lower 1/2 |
| Х | Х | 1 | 1 | 1 | 0 to 127 | 000000H-7FFFFFH | 8MB | ALL |
| 1 | 0 | 0 | 0 | 1 | 127 | 7FF000H-7FFFFFH | 4KB | Top Block |
| 1 | 0 | 0 | 1 | 0 | 127 | 7FE000H-7FFFFFH | 8KB | Top Block |
| 1 | 0 | 0 | 1 | 1 | 127 | 7FC000H-7FFFFFH | 16KB | Top Block |
| 1 | 0 | 1 | 0 | Х | 127 | 7F8000H-7FFFFFH | 32KB | Top Block |
| 1 | 0 | 1 | 1 | 0 | 127 | 7F8000H-7FFFFFH | 32KB | Top Block |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Bottom Block |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Bottom Block |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Bottom Block |
| 1 | 1 | 1 | 0 | Х | 0 | 000000H-007FFFH | 32KB | Bottom Block |



Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LF64E

| 1 1 | 1 | 1 0 | 0 | 000000H-007FFFH | 32KB | Bottom Block |
|-----|---|-----|---|-----------------|------|--------------|
|-----|---|-----|---|-----------------|------|--------------|

Table 4. GD25LF64E Protected area size (CMP=1)

| , | Status F | Reaister | Conten | | . 302321 042 | E Protected area size (CMP=1) Memory Conte | nt | |
|-----|----------|----------|--------|---|--------------|---|---------|-------------|
| BP4 | | | | | Blocks | Addresses | Density | Portion |
| Х | Х | 0 | 0 | 0 | ALL | 000000H-7FFFFH | ALL | ALL |
| 0 | 0 | 0 | 0 | 1 | 0 to 125 | 000000H-7DFFFFH | 8064KB | Lower 63/64 |
| 0 | 0 | 0 | 1 | 0 | 0 to 123 | 000000H-7BFFFFH | 7936KB | Lower 31/32 |
| 0 | 0 | 0 | 1 | 1 | 0 to 119 | 000000H-77FFFFH | 7680KB | Lower 15/16 |
| 0 | 0 | 1 | 0 | 0 | 0 to 111 | 000000H-6FFFFH | 7MB | Lower 7/8 |
| 0 | 0 | 1 | 0 | 1 | 0 to 95 | 000000H-5FFFFFH | 6MB | Lower 3/4 |
| 0 | 0 | 1 | 1 | 0 | 0 to 63 | 000000H-3FFFFFH | 4MB | Lower 1/2 |
| 0 | 1 | 0 | 0 | 1 | 2 to 127 | 020000H-7FFFFH | 8064KB | Upper 63/64 |
| 0 | 1 | 0 | 1 | 0 | 4 to 127 | 040000H-7FFFFFH | 7936KB | Upper 31/32 |
| 0 | 1 | 0 | 1 | 1 | 8 to 127 | 080000H-7FFFFFH | 7680KB | Upper 15/16 |
| 0 | 1 | 1 | 0 | 0 | 16 to 127 | 100000H-7FFFFFH | 7MB | Upper 7/8 |
| 0 | 1 | 1 | 0 | 1 | 32 to 127 | 200000H-7FFFFFH | 6MB | Upper 3/4 |
| 0 | 1 | 1 | 1 | 0 | 64 to 127 | 400000H-7FFFFFH | 4MB | Upper 1/2 |
| Х | Х | 1 | 1 | 1 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 0 to 127 | 000000H-7FEFFFH | 8188KB | L-2047/2048 |
| 1 | 0 | 0 | 1 | 0 | 0 to 127 | 000000H-7FDFFFH | 8184KB | L-1023/1024 |
| 1 | 0 | 0 | 1 | 1 | 0 to 127 | 000000H-7FBFFFH | 8176KB | L-511/512 |
| 1 | 0 | 1 | 0 | Х | 0 to 127 | 000000H-7F7FFFH | 8160KB | L-255/256 |
| 1 | 0 | 1 | 1 | 0 | 0 to 127 | 000000H-7F7FFFH | 8160KB | L-255/256 |
| 1 | 1 | 0 | 0 | 1 | 0 to 127 | 001000H-7FFFFFH | 8188KB | U-2047/2048 |
| 1 | 1 | 0 | 1 | 0 | 0 to 127 | 002000H-7FFFFFH | 8184KB | U-1023/1024 |
| 1 | 1 | 0 | 1 | 1 | 0 to 127 | 004000H-7FFFFH | 8176KB | U-511/512 |
| 1 | 1 | 1 | 0 | Х | 0 to 127 | 008000H-7FFFFH | 8160KB | U-255/256 |
| 1 | 1 | 1 | 1 | 0 | 0 to 127 | 008000H-7FFFFH | 8160KB | U-255/256 |

6 STATUS REGISTER

Table 5. Status Register-SR No.1

| No. | Name | Description | Note |
|-----|------|--------------------------------|-----------------------|
| S7 | SRP0 | Status Register Protection Bit | Non-volatile writable |
| S6 | BP4 | Block Protect Bit | Non-volatile writable |
| S5 | BP3 | Block Protect Bit | Non-volatile writable |
| S4 | BP2 | Block Protect Bit | Non-volatile writable |
| S3 | BP1 | Block Protect Bit | Non-volatile writable |
| S2 | BP0 | Block Protect Bit | Non-volatile writable |
| S1 | WEL | Write Enable Latch | Volatile, read only |
| S0 | WIP | Erase/Write In Progress | Volatile, read only |

Table 6. Status Register-SR No.2

| No. | Name | Description | Note |
|-----|------|--------------------------------|-----------------------------|
| S15 | SUS1 | Erase Suspend Bit | Volatile, read only |
| S14 | CMP | Complement Protect Bit | Non-volatile writable |
| S13 | LB3 | Security Register Lock Bit | Non-volatile writable (OTP) |
| S12 | LB2 | Security Register Lock Bit | Non-volatile writable (OTP) |
| S11 | LB1 | Security Register Lock Bit | Non-volatile writable (OTP) |
| S10 | SUS2 | Program Suspend Bit | Volatile, read only |
| S9 | QE | Quad Enable Bit | QE = 1 permanently |
| S8 | SRP1 | Status Register Protection Bit | Non-volatile writable |

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table 3&4) becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and

Uniform Sector Dual and Quad Serial Flash

GD25LF64E

BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, power supply lock-down or one time programmable protection.

| SRP1 | SRP0 | Status Register | Description |
|------|---------------------------------|--|---|
| 0 | 0 | Software Protected | The Status Register can be written to after a Write Enable |
| U | O | Software Protected | command, WEL=1.(Default) |
| 1 | 4 Device Supply Leak Devic (1)(| Power Supply Lock-Down ⁽¹⁾⁽²⁾ | Status Register is protected and cannot be written to again until |
| ' | 0 | Power Supply Lock-Down | the next Power-Down, Power-Up cycle. |
| 1 | 1 | One Time Program(2) | Status Register is permanently protected and cannot be written |
| 1 | 1 | One Time Program ⁽²⁾ | to. |

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact GigaDevice for details.

QE bit

The Quad Enable (QE) bit is a non-volatile bit in the Status Register that allows Quad operation. The default value of QE bit is 1 and it cannot be changed, so that the IO2 and IO3 pins are enabled all the time.

LB3, LB2, LB1 bits

The LB3, LB2 and LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13, S12 and S11) that provide the write protect control and status to the Security Registers. The default state of LB3, LB2 and LB1 bits are 0, the security registers are unlocked. The LB3, LB2 and LB1 bits can be set to 1 individually using the Write Register instruction. The LB3, LB2 and LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Erase/Program Suspend (75H) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command, as well as a power-down, power-up cycle.

7 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 7. Commands (Standard/Dual/Quad SPI)

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | Byte 7 | Byte 8 | Byte 9 |
|-------------------------------|--------|------------------------|-----------------------|----------------------|----------------------|------------------------|------------------------|------------------------|---------|
| Write Enable | 06h | | | | | | | | |
| Write Disable | 04h | | | | | | | | |
| Read Status Register-1 | 05h | (S7-S0) | (cont.) | | | | | | |
| Read Status Register-2 | 35h | (S15-S8) | (cont.) | | | | | | |
| Write Status Register- 1&2 | 01h | S7-S0 | S15-S8 | | | | | | |
| Volatile SR write Enable | 50h | | | | | | | | |
| Read Data | 03h | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | (cont.) | | | |
| Fast Read | 0Bh | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (cont.) | | |
| Dual Output Fast Read | 3Bh | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) ⁽¹⁾ | (cont.) | | |
| Quad Output Fast Read | 6Bh | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) ⁽²⁾ | (cont.) | | |
| Dual I/O Fast Read | BBh | A23-A16 ⁽³⁾ | A15-A8 ⁽³⁾ | A7-A0 ⁽³⁾ | M7-M0 ⁽⁴⁾ | (D7-D0) ⁽¹⁾ | (cont.) | | |
| Quad I/O Fast Read | EBh | A23-A16 ⁽⁵⁾ | A15-A8 ⁽⁵⁾ | A7-A0 ⁽⁵⁾ | M7-M0 ⁽⁶⁾ | 8-CLK dummy | dummy | (D7-D0) ⁽²⁾ | (cont.) |
| DTR Quad I/O Fast Read | EDh | A23-A16 ⁽⁵⁾ | A15-A8 ⁽⁵⁾ | A7-A0 ⁽⁵⁾ | M7-M0 ⁽⁶⁾ | 9-CLK dummy | (D7-D0) ⁽²⁾ | (cont.) | |
| Set Burst with Wrap | 77h | dummy ⁽⁷⁾ | dummy ⁽⁷⁾ | dummy ⁽⁷⁾ | W7-W0 ⁽⁷⁾ | | | | |
| Page Program | 02h | A23-A16 | A15-A8 | A7-A0 | D7-D0 | Next Byte | | | |
| Quad Page Program | 32h | A23-A16 | A15-A8 | A7-A0 | D7-D0 ⁽⁸⁾ | Next Byte | | | |
| Sector Erase | 20h | A23-A16 | A15-A8 | A7-A0 | | | | | |



Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LF64E

| Block Erase (32K) | 52h | A23-A16 | A15-A8 | A7-A0 | | | | |
|--|--------|-----------------|------------|-----------|-----------------|-----------------|---------|--|
| Block Erase (64K) | D8h | A23-A16 | A15-A8 | A7-A0 | | | | |
| Chip Erase | C7/60h | | | | | | | |
| Read Manufacturer/ Device ID | 90h | 00H | 00H | 00H | (MID7- MID0) | (ID7-ID0) | (cont.) | |
| Read Identification | 9Fh | (MID7- MID0) | (ID15-ID8) | (ID7-ID0) | (cont.) | | | |
| Read Unique ID | 4Bh | 00H | 00H | 00H | dummy | (UID7- UID0) | (cont.) | |
| Erase Security Registers ⁽⁹⁾ | 44h | A23-A16 | A15-A8 | A7-A0 | | | | |
| Program Security Registers ⁽⁹⁾ | 42h | A23-A16 | A15-A8 | A7-A0 | D7-D0 | Next Byte | | |
| Read Security Registers ⁽⁹⁾ | 48h | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (cont.) | |
| Enable Reset | 66h | | | | | | | |
| Reset | 99h | | | | | | | |
| Program/Erase Suspend | 75h | | | | | | | |
| Program/Erase Resume | 7Ah | | | | | | | |
| Deep Power-Down | B9h | | | | | | | |
| Release From Deep Power-Down | ABh | | | | | | | |
| Release From Deep | | | | | | | | |
| Power-Down and Read | ABh | dummy | dummy | dummy | (ID7-ID0) | (cont.) | | |
| Device ID | | | | | | | | |
| Enable QPI | 38h | | | | | | | |
| Read Serial Flash | | | | | | | | |
| Discoverable Parameter | 5Ah | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (cont.) | |

Table 8. Commands (QPI)

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | Byte 7 | Byte 8 |
|---------------------------|--------|----------|--------|--------|--------|---------|---------|---------|
| Clock Number | (0,1) | (2,3) | (4,5) | (6,7) | (8,9) | (10,11) | (12,13) | (14,15) |
| Write Enable | 06h | | | | | | | |
| Write Disable | 04h | | | | | | | |
| Read Status Register-1 | 05h | (S7-S0) | | | | | | |
| Read Status Register-2 | 35h | (S15-S8) | | | | | | |
| Write Status Register-1&2 | 01h | S7-S0 | S15-S8 | | | | | |
| Volatile SR Write Enable | 50h | | | | | | | |
| Fast Read | 0Bh | A23-A16 | A15-A8 | A7-A0 | dummy | dummy | (D7-D0) | (cont.) |



Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LF64E

| Quad I/O Fast Read | EBh | A23-A16 | A15-A8 | A7-A0 | M7-M0 | dummy | (D7-D0) | (cont.) |
|--|--------|-----------------|------------|-----------|-----------------|----------------|---------|---------|
| Burst Read with Wrap | 0Ch | A23-A16 | A15-A8 | A7-A0 | dummy | dummy | (D7-D0) | (cont.) |
| DTR Quad I/O Fast Read | EDh | A23-A16 | A15-A8 | A7-A0 | M7-M0 | 9-CLK dummy | (D7-D0) | (cont.) |
| Set Read Parameters | C0h | P7-P0 | | | | | | |
| Page Program | 02h | A23-A16 | A15-A8 | A7-A0 | D7-D0 | Next Byte | | |
| Sector Erase | 20h | A23-A16 | A15-A8 | A7-A0 | | | | |
| Block Erase (32K) | 52h | A23-A16 | A15-A8 | A7-A0 | | | | |
| Block Erase (64K) | D8h | A23-A16 | A15-A8 | A7-A0 | | | | |
| Chip Erase | C7/60h | | | | | | | |
| Manufacturer/Device ID | 90h | dummy | dummy | 00H | (MID7- MID0) | (ID7-ID0) | (cont.) | |
| Read Identification | 9Fh | (MID7- MID0) | (ID15-ID8) | (ID7-ID0) | (cont.) | | | |
| Enable Reset | 66h | | | | | | | |
| Reset | 99h | | | | | | | |
| Program/Erase Suspend | 75h | | | | | | | |
| Program/Erase Resume | 7Ah | | | | | | | |
| Deep Power-Down | B9h | | | | | | | |
| Release From Deep | A DI- | | | | | | | |
| Power-Down | ABh | | | | | | | |
| Release From Deep | | | | | | | | |
| Power-Down, And Read | ABh | dummy | dummy | dummy | (ID7-ID0) | (cont.) | | |
| Device ID | | | | | | | | |
| Disable QPI | FFh | | | | | | | |
| Read Serial Flash Discoverable Parameter | 5Ah | A23-A16 | A15-A8 | A7-A0 | dummy | dummy | (D7-D0) | (cont.) |

Note:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Quad Output Data

IO0 = (D4, D0, ...)

IO1 = (D5, D1, ...)

IO2 = (D6, D2, ...)

IO3 = (D7, D3, ...)

3. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1

4. Dual Input Mode bit

IO0 = M6, M4, M2, M0

IO1 = M7, M5, M3, M1

5. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0

IO1 = A21, A17, A13, A9, A5, A1

IO2 = A22, A18, A14, A10, A6, A2

IO3 = A23, A19, A15, A11, A7, A3

6. Quad Input Mode bit

100 = M4, M0

IO1 = M5, M1

102 = M6, M2

IO3 = M7. M3

7. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4, x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

8. Quad Output Data

IO0 = D4, D0, ...

IO1 = D5, D1, ...

IO2 = D6. D2. ...

IO3 = D7, D3, ...

9. Security Registers Address

Security Register1: A23-A16=00H, A15-A12=1H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A12=2H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A12=3H, A11-A10 = 00b, A9-A0= Byte Address;

10. QPI Command, Address, Data input/output format:

3 4 5 CLK #0 1 10 11

IO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,

IO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1

IO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2

IO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3

TABLE OF ID DEFINITIONS

GD25LF64E

| Operation Code | MID7-MID0 | ID15-ID8 | ID7-ID0 |
|----------------|-----------|----------|---------|
| 9Fh | C8 | 63 | 17 |
| 90h | C8 | | 16 |
| ABh | | | 16 |

7.1 Write Enable (WREN) (06h)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command.

The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 3. Write Enable Sequence Diagram (SPI)





Figure 4. Write Enable Sequence Diagram (QPI)



7.2 Write Disable (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit may be set to 0 by issuing the Write Disable (WRDI) command to disable Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), that require WEL be set to 1 for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.

The WEL bit is reset by following condition: Write Disable command (WRDI), Power-up, and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.

The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high.

Figure 5. Write Disable Sequence Diagram (SPI)





Figure 6. Write Disable Sequence Diagram (QPI)



7.3 Read Status Register (RDSR) (05h/35h)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05h" / "35h", the SO will output Status Register bits S7~S0 / S15~S8.

Figure 7. Read Status Register Sequence Diagram (SPI)





Figure 8. Read Status Register Sequence Diagram (QPI)



7.4 Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S9, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP bit will be cleared to 0 in either SPI or QPI mode. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only.

CS#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SCLK

Command
SI

O1h

7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8


High-Z

MSB

MSB

Figure 9. Write Status Register Sequence Diagram (SPI)


Figure 10. Write Status Register Sequence Diagram (QPI)



7.5 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.


Figure 11. Write Enable for Volatile Status Register Sequence Diagram (SPI)



Uniform Sector Dual and Quad Serial Flash

GD25LF64E

Figure 12. Write Enable for Volatile Status Register Sequence Diagram (QPI)



7.6 Read Data Bytes (READ) (03h)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS# 0 5 6 8 9 10 28 29 30 31 32 33 34 35 36 37 38 **SCLK** 24-bit address Command SI 03h o Data Out1 **MSB** Data Out2 High-Z (3)X (2) SO 5 (4) **MSB**

Figure 13. Read Data Bytes Sequence Diagram

7.7 Read Data Bytes at Higher Speed (Fast Read) (0Bh)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5,P4 setting, the number of dummy clocks can be configured.





Figure 14. Read Data Bytes at Higher Speed Sequence Diagram (SPI)

Figure 15. Read Data Bytes at Higher Speed Sequence Diagram (QPI)



7.8 Dual Output Fast Read (3Bh)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 16. Dual Output Fast Read Sequence Diagram

7.9 Quad Output Fast Read (6Bh)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 17. Quad Output Fast Read Sequence Diagram

7.10 Dual I/O Fast Read (BBh)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.




Figure 18. Dual I/O Fast Read Sequence Diagram (M5-4 ≠ (1, 0))




Figure 19. Dual I/O Fast Read Sequence Diagram (M5-4 = (1, 0))

7.11 Quad I/O Fast Read (EBh)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 8-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

The Quad I/O Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5~P4 setting, the number of dummy clocks can be configured. To reach the maximum frequency, the device must be set in QPI mode with most dummy clocks. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is also available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0CH) command must be used.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.




Figure 20. Quad I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))

Figure 21. Quad I/O Fast Read Sequence Diagram (QPI, M5-4 ≠ (1, 0))





Figure 22 Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))



Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77h) commands prior to EBh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12 Burst Read with Wrap (0Ch)

The "Burst Read with Wrap (0Ch)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0Bh)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0h)" command.

CS# 0 2 7 3 4 5 6 8 12 13 11 **SCLK** Address dummy* Command→ Byte 2 Byte 1-IO[3:0] 0Ch Addr. $\langle \mathsf{Addr.} \mathsf{X} \mathsf{Addr.} \mathsf{X} \mathsf{Addr.} \mathsf{X} \mathsf{Addr.} \rangle$ Addr Data out Data out *"Set Read Parameters" Command (C0h) can set the number of dummy clocks

Figure 23. Burst Read with Wrap command Sequence Diagram

7.13 DTR Quad I/O Fast Read (DTRQIO) (EDh)

The DTRQIO instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DTRQIO instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DTRQIO instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, DTRQIO instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDh command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDh command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

Byte1Byte2

Uniform Sector Dual and Quad Serial Flash

CS#

O 1 2 3 4 5 6 7 8 9 10 11 20 21

SCLK

Command

EDh

4/0/4/0/4/0/0

IO1

S(3/0)(3/0)(3/0)(3/0)

IO2

O(3/0)(3/0)(3/0)(3/0)

IO3

O(3/0)(3/0)(3/0)(3/0)

O(3/0)(3/0)(3/0)

O(3/0)(3/0)(3/0)(3/0)

O(3/0)(3/0)(3/0)(3/0)

O(3/0)(3/0)(3/0)

O(3/0)(3/0

Figure 24. DTR Quad I/O Fast Read Sequence Diagram (SPI, M5-4≠ (1, 0))

Figure 25. DTR Quad I/O Fast Read Sequence Diagram (QPI, M5-4≠ (1, 0))





Figure 26. DTR Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))



7.14 Set Burst with Wrap (77h)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

| MG ME | W4 | !=0 | W4=1 (default) | | |
|-------|-------------|-------------|----------------|-------------|--|
| W6,W5 | Wrap Around | Wrap Length | Wrap Around | Wrap Length | |
| 0, 0 | Yes | 8-byte | No | N/A | |
| 0, 1 | Yes | 16-byte | No | N/A | |
| 1, 0 | Yes | 32-byte | No | N/A | |
| 1, 1 | Yes | 64-byte | No | N/A | |

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use

the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

CS# 2 3 6 8 9 10 11 12 13 14 15 **SCLK** Command 77h IO0 **IO1** 102 103 W6-W4

Figure 27. Set Burst with Wrap Sequence Diagram


7.15 Set Read Parameters (C0h)

In QPI mode the "Set Read Parameters (C0h)" command can be used to configure the number of dummy clocks for "Fast Read (0Bh)", "Quad I/O Fast Read (EBh)", "DTR Quad I/O Fast Read (EDh)" and "Burst Read with Wrap (0Ch)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0Ch)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77h)" command. This wrap setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

| | STR FAST READ | | DTR FA | ST READ | | |
|---------------|-----------------|-----------------------|-----------------|-----------------------|---------------|-------------|
| P5-P4 | Dummy Clocks | Maximum Read Freq. | Dummy Clocks | Maximum Read Freq. | P1-P0 | Wrap Length |
| 0 0 (default) | 4 | 80MHz | 10 | 104MHz | 0 0 (default) | 8-Byte |
| 0 1 | 6 | 108MHz | 10 | 104MHz | 0 1 | 16-Byte |
| 1 0 | 8 | 133MHz | 10 | 104MHz | 10 | 32-Byte |
| 1 1 | 10 | 166MHz | 10 | 104MHz | 11 | 64-Byte |

Note: Default from power up or reset.

Figure 28. Set Read Parameters command Sequence Diagram





7.16 Page Program (PP) (02h)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) is not executed.





Figure 29. Page Program Sequence Diagram (SPI)

Figure 30. Page Program Sequence Diagram (QPI)



7.17 Quad Page Program (32h)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable

Uniform Sector Dual and Quad Serial Flash

GD25LF64E

(WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32h), three address bytes and at least one data byte on IO pins.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) is not executed.




Figure 31. Quad Page Program Sequence Diagram

7.18 Sector Erase (SE) (20h)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bit is not executed.





Figure 32. Sector Erase Sequence Diagram (SPI)

Figure 33. Sector Erase Sequence Diagram (QPI)



7.19 32KB Block Erase (BE32) (52h)

The 32KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.





Figure 34. 32KB Block Erase Sequence Diagram (SPI)

Figure 35. 32KB Block Erase Sequence Diagram (QPI)



7.20 64KB Block Erase (BE64) (D8h)

The 64KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.





Figure 36. 64KB Block Erase Sequence Diagram (SPI)





7.21 Chip Erase (CE) (60h/C7h)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1 and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 38. Chip Erase Sequence Diagram (SPI)





Figure 39. Chip Erase Sequence Diagram (QPI)



7.22 Read Manufacture ID/ Device ID (REMS) (90h)

MSB

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90h" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first.

CS# 28 29 30 31 0 8 9 **SCLK** 24-bit address SI 90h High-Z SO CS# 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** SI Device ID Manufacturer ID SO

Figure 40. Read Manufacture ID/ Device ID Sequence Diagram (SPI)

MSB




Figure 41. Read Manufacture ID/ Device ID Sequence Diagram (QPI)

7.23 Read Identification (RDID) (9Fh)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.






Figure 42. Read Identification ID Sequence Diagram (SPI)





7.24 Read Unique ID (4Bh)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte Address (000000H) \rightarrow Dummy Byte \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.




Figure 44. Read Unique ID Sequence Diagram

7.25 Erase Security Registers (44h)

The GD25LF64E provides 3x1024-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB1, LB2, LB3) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

| | <u> </u> | | | |
|----------------------|----------|--------|--------|------------|
| Address | A23-16 | A15-12 | A11-10 | A9-0 |
| Security Register #1 | 00H | 0001b | 00b | Don't care |
| Security Register #2 | 00H | 0010b | 00b | Don't care |
| Security Register #3 | 00H | 0011b | 00b | Don't care |

GD25LF64E




Figure 45. Erase Security Registers command Sequence Diagram

7.26 Program Security Registers (42h)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42h), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tpp) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB1, LB2, LB3) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

| , , | • | | | |
|----------------------|--------|--------|--------|--------------|
| Address | A23-16 | A15-12 | A11-10 | A9-0 |
| Security Register #1 | 00H | 0001b | 00b | Byte Address |
| Security Register #2 | 00H | 0010b | 00b | Byte Address |
| Security Register #3 | 00H | 0011b | 00b | Byte Address |

CS# 28 29 30 31 32 33 34 35 36 37 38 39 **SCLK** SI 42h 6 CS# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 **SCLK** Data Byte 2 Data Byte SI (6)MSB MSB **MSB**

Figure 46. Program Security Registers command Sequence Diagram

Read Security Registers (48h)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of

Uniform Sector Dual and Quad Serial Flash

GD25LF64E

data is shifted out. Once the A9-0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|----------------------|--------|--------|--------|--------------|
| Security Register #1 | 00H | 0001b | 00b | Byte Address |
| Security Register #2 | 00H | 0010b | 00b | Byte Address |
| Security Register #3 | 00H | 0011b | 00b | Byte Address |

CS# 6 8 28 29 30 31 0 2 3 **SCLK** 24-bit address Command SI 48h High-Z SO CS# 38 **SCLK Dummy Byte** SI 0 Data Out1 Data Out2 SO (6)

Figure 47. Read Security Registers command Sequence Diagram

7.28 Enable Reset (66h) and Reset (99h)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66h)" and the "Reset (99h)" commands can be issued in either SPI or QPI mode. The "Enable Reset (66h)" and "Reset (99h)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately transfer to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bit in Status Register before issuing the Reset command sequence.





Figure 48. Enable Reset and Reset command Sequence Diagram (SPI)

Figure 49. Enable Reset and Reset command Sequence Diagram (QPI)



Note: Enable Reset (66h) and Reset (99h) commands cannot reset the device when the device is in Quad I/O DTR Continuous Read Mode. The only way to quit the Quad I/O DTR Continuous Read Mode is to set the "Continuous Read Mode" bits (M5-4) not equal to (1,0).

7.29 Program/Erase Suspend (PES) (75h)

The Program/Erase Suspend command "75h", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01h) and Erase/Program Security Registers command (44h, 42h) and Erase commands (20h, 52h, D8h, C7h, 60h) and Page Program command (02h, 32h) are not allowed during Program suspend. The Write Status Register command (01h) and Erase Security Registers command (44h) and Erase commands (20h, 52h, D8h, C7h, 60h) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 50. Program/Erase Suspend Sequence Diagram (SPI)




Figure 51. Program/Erase Suspend Sequence Diagram (QPI)

7.30 Program/Erase Resume (PER) (7Ah)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.






Figure 52. Program/Erase Resume Sequence Diagram (SPI)





7.31 Deep Power-Down (DP) (B9h)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and

Uniform Sector Dual and Quad Serial Flash

GD25LF64E

Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS#

0 1 2 3 4 5 6 7

SCLK

Command


Deep Power-down mode

SI

B9h

Figure 54. Deep Power-Down Sequence Diagram (SPI)





7.32 Release from Deep Power-Down and Read Device ID (RDI) (ABh)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of tress (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equals 1) the command is ignored and will not have any effects on the current cycle.




Figure 57. Release Power-Down Sequence Diagram (QPI)




Figure 58. Release Power-Down/Read Device ID Sequence Diagram (SPI)






Figure 59. Release Power-Down/Read Device ID Sequence Diagram (QPI)



7.33 Enable QPI (38h)

The GD25LF64E supports both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38h)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode "Enable QPI (38h)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


Figure 60. Enable QPI mode command Sequence Diagram



7.34 Disable QPI (FFh)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFh)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 61. Disable QPI mode command Sequence Diagram



7.35 Read Serial Flash Discoverable Parameter (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B.

Figure 62. Read Serial Flash Discoverable Parameter command Sequence Diagram




Figure 63. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Table 9. Signature and Parameter Identification Data Values (Please contact GigaDevice for Details)



8 ELECTRICAL CHARACTERISTICS

8.1 Power-On Timing

VCC(max.)

Chip Selection is not allowed

VCC(min.)

VPWD(max.)

Time

Figure 64. Power-On Timing Sequence Diagram

Table 10. Power-Up Timing and Write Inhibit Threshold

| Symbol | Parameter | Min. | Max. | Unit |
|--------|---|------|------|------|
| tVSL | VCC (min.) to device operation | 700 | | μs |
| VWI | Write Inhibit Voltage | 1 | 1.4 | V |
| VPWD | VCC voltage needed to below VPWD for ensuring initialization will occur | | 0.5 | ٧ |
| tPWD | The minimum duration for ensuring initialization will occur | 300 | | μs |

8.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H, except that QE bit (S9) is set to 1.

8.3 Absolute Maximum Ratings

| Parameter | Value | Unit |
|--|-----------------|----------------------|
| Ambient Operating Temperature (T _A) | -40 to 85 | $^{\circ}\mathbb{C}$ |
| | -40 to 105 | |
| | -40 to 125 | |
| Storage Temperature | -65 to 150 | $^{\circ}\mathbb{C}$ |
| Transient Input/Output Voltage (note: overshoot) | -2.0 to VCC+2.0 | V |
| Applied Input/Output Voltage | -0.6 to VCC+0.5 | V |
| VCC | -0.6 to 2.5 | V |

Figure 65. Input Test Waveform and Measurement Level


Maximum Negative Overshoot Waveform Vss-2.0V ----



8.4 Capacitance Measurement Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|----------------|---------------------------------|------------------|--------|------|------|------------|
| CIN | Input Capacitance | | | 6 | pF | VIN=0V |
| COUT | Output Capacitance | | | 8 | pF | VOUT=0V |
| C _L | Load Capacitance | 30 | | pF | | |
| | Input Rise And Fall time | | | 5 | ns | |
| | Input Pause Voltage | 0.1VCC to 0.8VCC | | V | | |
| | Input Timing Reference Voltage | 0.2VCC to 0.7VCC | | V | | |
| | Output Timing Reference Voltage | | 0.5VCC | | V | |

Figure 66. Absolute Maximum Ratings Diagram





GD25LF64E

8.5 DC Characteristics

 $(T_A = -40 \,^{\circ}\text{C} \sim 85 \,^{\circ}\text{C}, VCC = 1.65 \sim 2.0V)$

| Symbol | Parameter | Test Condition | Min. | Тур. | Max. | Unit. |
|------------------|----------------------------|--------------------------------------|---------|------|--------|-------|
| ILI | Input Leakage Current | | | | ±2 | μA |
| ILO | Output Leakage Current | | | | ±2 | μA |
| 1 | Standby Current | CS#=VCC, | | 10 | 40 | |
| I _{CC1} | Standby Current | VIN=VCC or VSS | | 10 | 40 | μΑ |
| | Deep Device Device Comment | CS#=VCC, | | 4 | 0 | |
| Icc2 | Deep Power-Down Current | VIN=VCC or VSS | | 1 | 8 | μΑ |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 166MHz, | | 6 | 9 | mA |
| | | Q=Open(x4 I/O) | | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| Іссз | Operating Current (Read) | erating Current (Read) at 80MHz, 3 5 | 5 | mA | | |
| | | Q=Open(x4 I/O) | | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 104MHz DTR, | | 7 | 10 | mA |
| | | Q=Open(x4 I/O) | | | | |
| I _{CC4} | Operating Current (PP) | CS#=VCC | | 8 | 15 | mA |
| I _{CC5} | Operating Current (WRSR) | CS#=VCC | | 8 | 15 | mA |
| I _{CC6} | Operating Current (SE) | CS#=VCC | | 8 | 15 | mA |
| Icc7 | Operating Current (BE) | CS#=VCC | | 8 | 15 | mA |
| I _{CC8} | Operating Current (CE) | CS#=VCC | | 8 | 15 | mA |
| VIL | Input Low Voltage | | | | 0.2VCC | V |
| V _{IH} | Input High Voltage | | 0.7VCC | | | V |
| VoL | Output Low Voltage | I _{OL} = 100μA | | | 0.2 | V |
| Vон | Output High Voltage | I _{OH} = -100µА | VCC-0.2 | | | V |

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LF64E

(T_A = -40 °C ~105 °C , VCC=1.65~2.0V)

| Symbol | Parameter | Test Condition | Min. | Тур. | Max. | Unit. |
|------------------|--------------------------|--------------------------|---------|------|--------|-------|
| ILI | Input Leakage Current | | | | ±2 | μΑ |
| I _{LO} | Output Leakage Current | | | | ±2 | μA |
| | Otan dia Orana at | CS#=VCC, | | 40 | 100 | ^ |
| Icc1 | Standby Current | VIN=VCC or VSS | | 10 | 100 | μA |
| | D D D O | CS#=VCC, | | 4 | 25 | ^ |
| Icc2 | Deep Power-Down Current | VIN=VCC or VSS | | 1 | 35 | μA |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 166MHz, | | 6 | 12 | mA |
| | | Q=Open(x4 I/O) | | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| I_{CC3} | Operating Current (Read) | at 80MHz, | | 3 | 6 | mA |
| | | Q=Open(x4 I/O) | · I/O) | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 104MHz DTR, | | 7 | 13 | mA |
| | | Q=Open(x4 I/O) | | | | |
| Icc4 | Operating Current (PP) | CS#=VCC | | 8 | 18 | mA |
| Icc5 | Operating Current (WRSR) | CS#=VCC | | 8 | 18 | mA |
| Icc ₆ | Operating Current (SE) | CS#=VCC | | 8 | 18 | mA |
| Icc7 | Operating Current (BE) | CS#=VCC | | 8 | 18 | mA |
| Icc8 | Operating Current (CE) | CS#=VCC | | 8 | 18 | mA |
| VIL | Input Low Voltage | | | | 0.2VCC | V |
| VIH | Input High Voltage | | 0.7VCC | | | V |
| Vol | Output Low Voltage | I _{OL} = 100μA | | | 0.2 | V |
| Vон | Output High Voltage | I _{OH} = -100μA | VCC-0.2 | | | V |

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LF64E

(T_A = -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=1.65~2.0V)

| Symbol | Parameter | Test Condition | Min. | Тур. | Max. | Unit. |
|------------------|------------------------------------|--------------------------|---------|------|--------|-------|
| ILI | Input Leakage Current | | | | ±2 | μA |
| I _{LO} | Output Leakage Current | | | | ±2 | μA |
| | Charadha Cumant | CS#=VCC, | | 40 | 400 | |
| Icc ₁ | Standby Current | VIN=VCC or VSS | | 10 | 120 | μA |
| 1 | Doon Dower Down Current | CS#=VCC, | | 1 | 40 | |
| Icc2 | Deep Power-Down Current | VIN=VCC or VSS | | I | 40 | μA |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 133MHz, | | 5 | 11 | mA |
| | | Q=Open(x4 I/O) | | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| I _{CC3} | Operating Current (Read) at 80MHz, | | 3 | 6 | mA | |
| | | Q=Open(x4 I/O) | | | | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 84MHz DTR, | | 7 | 13 | mA |
| | | Q=Open(x4 I/O) | | | | |
| I _{CC4} | Operating Current (PP) | CS#=VCC | | 8 | 18 | mA |
| I _{CC5} | Operating Current (WRSR) | CS#=VCC | | 8 | 18 | mA |
| Icc6 | Operating Current (SE) | CS#=VCC | | 8 | 18 | mA |
| Icc7 | Operating Current (BE) | CS#=VCC | | 8 | 18 | mA |
| Icc8 | Operating Current (CE) | CS#=VCC | | 8 | 18 | mA |
| VIL | Input Low Voltage | | | | 0.2VCC | V |
| VIH | Input High Voltage | | 0.7VCC | | | V |
| Vol | Output Low Voltage | I _{OL} = 100μA | | | 0.2 | V |
| Vон | Output High Voltage | I _{OH} = -100μA | VCC-0.2 | | | V |

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LF64E

8.6 AC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit. |
|---------------------|--|------------------------|------|------|--------|
| , | Serial Clock Frequency For: all commands except | | | 400 | B 41 1 |
| f _{c1} | Read (03H) and DTR Quad I/O Fast Read (EDH) | | | 166 | MHz |
| f _{c2} | Serial Clock Frequency For: EDH | | | 104 | MHz |
| f _R | Serial Clock Frequency For: 03H | | | 80 | MHz |
| | Control Ologic Hinto Time | 45% | | | |
| tclh | Serial Clock High Time | (1/Fc _{MAX}) | | | ns |
| | Coriol Chalal and Trans | 45% | | | |
| tcll | Serial Clock Low Time | (1/Fc _{MAX}) | | | ns |
| tclch | Serial Clock Rise Time (Slew Rate) | 0.2 | | | V/ns |
| t _{CHCL} | Serial Clock Fall Time (Slew Rate) | 0.2 | | | V/ns |
| t _{SLCH} | CS# Active Setup Time | 5 | | | ns |
| t _{CHSH} | COMA di un Hald Tima | F | | | |
| tclsh | CS# Active Hold Time | 5 | | | ns |
| tsнсн | CS# Not Active Setup Time | 5 | | | ns |
| tchsl | CS# Not Active Hold Time | 5 | | | ns |
| tshsl | CS# High Time (Read/Write) | 20 | | | ns |
| tsнqz | Output Disable Time | | | 6 | ns |
| tcLQX | Output Hold Time | 1.2 | | | ns |
| tоvсн | Data la Catara Tima | 0 | | | |
| t_{DVCL} | Data In Setup Time | 2 | | | ns |
| tchdx | Date in Hald Time | 0 | | | |
| t _{CLDX} | Data In Hold Time | 2 | | | ns |
| 4 | Clock Low To Output Valid (CL = 30pF) | | | 7 | ns |
| t _{CLQV} | Clock Low To Output Valid (CL = 15pF) | | | 6 | ns |
| t chqv | Clock Low To Output Valid (CL = 10pF) | | | 5.5 | ns |
| t _{DP} | CS# High To Deep Power-Down Mode | | | 3 | μs |
| 4 | CS# High To Standby Mode Without Electronic | | | 20 | |
| t _{RES1} | Signature Read | | | 20 | μs |
| 4 | CS# High To Standby Mode With Electronic Signature | | | 20 | |
| t _{RES2} | Read | | | 20 | μs |
| tsus | CS# High To Next Command After Suspend | | | 20 | μs |
| t _{RS} (3) | Latency Between Resume And Next Suspend | 100 | | | μs |
| | CS# High To Next Command After Reset (Except | | | 20 | |
| t RST | From Erase) | | | 30 | μs |
| t | CS# High To Next Command After Reset (From | | | 10 | ma |
| t _{RST_E} | Erase) | | | 12 | ms |
| tw | Write Status Register Cycle Time | | 2 | 25 | ms |
| t _{BP1} | Byte Program Time (First Byte) | | 30 | 60 | μs |
| t _{BP2} | Additional Byte Program Time (After First Byte) | | 2.5 | 5 | μs |



GD25LF64E

| t _{PP} | Page Programming Time | 0.4 | 2.4 | ms |
|------------------|------------------------------|------|-----|----|
| t _{SE} | Sector Erase Time | 40 | 300 | ms |
| t _{BE1} | Block Erase Time (32K Bytes) | 0.15 | 0.8 | s |
| t _{BE2} | Block Erase Time (64K Bytes) | 0.2 | 1.2 | S |
| t _{CE} | Chip Erase Time (GD25LF64E) | 16 | 40 | S |

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LF64E

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit. |
|---------------------|--|------------------------|------|--------------------|---------|
| f | Serial Clock Frequency For: all commands except | | | 100 | N 41 1— |
| f _{c1} | Read (03H) and DTR Quad I/O Fast Read (EDH) | | | 166 | MHz |
| f _{c2} | Serial Clock Frequency For: EDH | | | 104 | MHz |
| f _R | Serial Clock Frequency For: 03H | | | 80 | MHz |
| | Carial Clask High Time | 45% | | | |
| tclh | Serial Clock High Time | (1/Fc _{MAX}) | | | ns |
| 4 | Serial Clock Low Time | 45% | | | no |
| tcll | Serial Clock Low Time | (1/Fc _{MAX}) | | | ns |
| tclch | Serial Clock Rise Time (Slew Rate) | 0.2 | | | V/ns |
| tchcl | Serial Clock Fall Time (Slew Rate) | 0.2 | | | V/ns |
| tslch | CS# Active Setup Time | 5 | | | ns |
| tcнsн | CS# Active Hold Time | E | | | no |
| t_{CLSH} | CS# Active Hold Time | 5 | | | ns |
| tshch | CS# Not Active Setup Time | 5 | | | ns |
| t _{CHSL} | CS# Not Active Hold Time | 5 | | | ns |
| t _{SHSL} | CS# High Time (Read/Write) | 20 | | | ns |
| t _{SHQZ} | Output Disable Time | | | 6 | ns |
| t _{CLQX} | Output Hold Time | 1.2 | | | ns |
| t _{DVCH} | D. I. O. I. T. | 0 | | | |
| t _{DVCL} | Data In Setup Time | 2 | | | ns |
| tchdx | 5 | | | | |
| t_{CLDX} | Data In Hold Time | 2 | | | ns |
| | Clock Low To Output Valid (CL = 30pF) | | | 7 | ns |
| tclqv | Clock Low To Output Valid (CL = 15pF) | | | 6 | ns |
| t _{CHQV} | Clock Low To Output Valid (CL = 10pF) | | | 5.5 | ns |
| t _{DP} | CS# High To Deep Power-Down Mode | | | 3 | μs |
| | CS# High To Standby Mode Without Electronic | | | | |
| t _{RES1} | Signature Read | | | 20 | μs |
| | CS# High To Standby Mode With Electronic Signature | | | 6 7 6 5.5 | |
| t _{RES2} | Read | | | 20 | μs |
| t _{SUS} | CS# High To Next Command After Suspend | | | 20 | μs |
| t _{RS} (3) | Latency Between Resume And Next Suspend | 100 | | | μs |
| | CS# High To Next Command After Reset (Except | | | | |
| trst | From Erase) | | | 30 | μs |
| | CS# High To Next Command After Reset (From | | | 40 | |
| t _{RST_E} | Erase) | | | 12 | ms |
| t _W | Write Status Register Cycle Time | | 2 | 30 | ms |
| t _{BP1} | Byte Program Time (First Byte) | | 30 | 60 | μs |
| t _{BP2} | Additional Byte Program Time (After First Byte) | | 2.5 | 5 | μs |
| t _{PP} | Page Programming Time | | 0.4 | 2.4 | ms |



GD25LF64E

| t _{SE} | Sector Erase Time | 40 | 400 | ms |
|------------------|------------------------------|------|-----|----|
| t _{BE1} | Block Erase Time (32K Bytes) | 0.15 | 1.2 | s |
| t _{BE2} | Block Erase Time (64K Bytes) | 0.2 | 2.4 | s |
| tce | Chip Erase Time (GD25LF64E) | 16 | 65 | s |

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LF64E

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 1.65 \sim 2.0V)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit. |
|--------------------------------|--|------------------------|------|------|---------|
| | Serial Clock Frequency For: all commands except | | | 400 | N 41 1- |
| f _{c1} | Read (03H) and DTR Quad I/O Fast Read (EDH) | | | 133 | MHz |
| f _{c2} | Serial Clock Frequency For: EDH | | | 84 | MHz |
| f _R | Serial Clock Frequency For: 03H | | | 80 | MHz |
| | Carial Clask High Time | 45% | | | |
| tclh | Serial Clock High Time | (1/Fc _{MAX}) | | | ns |
| 4 | Serial Clock Low Time | 45% | | | no |
| t _{CLL} | Serial Clock Low Time | (1/Fc _{MAX}) | | | ns |
| tclch | Serial Clock Rise Time (Slew Rate) | 0.2 | | | V/ns |
| tchcl | Serial Clock Fall Time (Slew Rate) | 0.2 | | | V/ns |
| tslch | CS# Active Setup Time | 5 | | | ns |
| tcнsн | CS# Active Hold Time | 5 | | | no |
| t _{CLSH} | CS# Active Hold Time | 5 | | | ns |
| t _{SHCH} | CS# Not Active Setup Time | 5 | | | ns |
| t _{CHSL} | CS# Not Active Hold Time | 5 | | | ns |
| t _{SHSL} | CS# High Time (Read/Write) | 20 | | | ns |
| t _{SHQZ} | Output Disable Time | | | 6 | ns |
| t _{CLQX} | Output Hold Time | 1.2 | | | ns |
| t _{DVCH} | Data la Catua Tima | 0 | | | no |
| t_{DVCL} | Data In Setup Time | 2 | | | ns |
| tchdx | Data In Hold Time | 2 | | | nc |
| t_{CLDX} | Data III Floid Tillie | 2 | | | ns |
| t | Clock Low To Output Valid (CL = 30pF) | | | 7 | ns |
| t _{CLQV} | Clock Low To Output Valid (CL = 15pF) | | | 6 | ns |
| ICHQV | Clock Low To Output Valid (CL = 10pF) | | | 5.5 | ns |
| t_{DP} | CS# High To Deep Power-Down Mode | | | 3 | μs |
| torox | CS# High To Standby Mode Without Electronic | | | 20 | 110 |
| t _{RES1} | Signature Read | | | 20 | μs |
| tores | CS# High To Standby Mode With Electronic Signature | | | 20 | ше |
| t _{RES2} | Read | | | 20 | μs |
| t _{SUS} | CS# High To Next Command After Suspend | | | 20 | μs |
| t _{RS} ⁽³⁾ | Latency Between Resume And Next Suspend | 100 | | | μs |
| t _{RST} | CS# High To Next Command After Reset (Except | | | 30 | μs |
| ICNI | From Erase) | | | 30 | μο |
| t _{RST_E} | CS# High To Next Command After Reset (From | | | 12 | ms |
| rko1_E | Erase) | | | 12 | 1113 |
| t_{W} | Write Status Register Cycle Time | | 2 | 50 | ms |
| t _{BP1} | Byte Program Time (First Byte) | | 30 | 100 | μs |
| t _{BP2} | Additional Byte Program Time (After First Byte) | | 2.5 | 10 | μs |
| t _{PP} | Page Programming Time | | 0.4 | 4 | ms |



GD25LF64E

| t _{SE} | Sector Erase Time | 40 | 500 | ms |
|------------------|------------------------------|------|-----|----|
| t _{BE1} | Block Erase Time (32K Bytes) | 0.15 | 1.5 | s |
| t _{BE2} | Block Erase Time (64K Bytes) | 0.2 | 3.0 | s |
| tce | Chip Erase Time (GD25LF64E) | 16 | 80 | s |

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.

Figure 67. Input Timing




Figure 68. Output Timing




Figure 69. Serial Input Timing (DTR)




Figure 70. Serial Output Timing (DTR)






Figure 71. Resume to Suspend Timing Diagram



GD25LF64E

9 ORDERING INFORMATION



^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

GD25LF64E



Uniform Sector GigaDevice Dual and Quad Serial Flash

9.1 **Valid Part Numbers**

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

| Product Number | Density | Package Type | Packing Options |
|----------------|----------|------------------|--------------------|
| GD25LF64ETIG | 64Mbit | SOP8 150mil | T/V/D |
| GD25LF64ETIS | 04IVIDIL | SOPO ISUIIII | T/Y/R |
| GD25LF64ESIG | 64Mbit | SOP8 208mil | T/Y/R |
| GD25LF64ESIS | 64Mbit | SOP6 20611111 | 1/1/K |
| GD25LF64ENIG | CANAbit | LICONIO (2)(Amm) | Б |
| GD25LF64ENIS | 64Mbit | USON8 (3x4mm) | R |
| GD25LF64EQIG | 64Mbit | LISONS (AvAmm) | Y/R |
| GD25LF64EQIS | 04IVIDIL | USON8 (4x4mm) | 1/K |
| GD25LF64EWIG | 64Mbit | MCONG (6vEmm) | V/D |
| GD25LF64EWIS | 64Mbit | WSON8 (6x5mm) | Y/R |

Temperature Range J: Industrial+ (-40°C to +105°C)

| Product Number | Density | Package Type | Packing Options |
|----------------|---------------|-------------------|--------------------|
| GD25LF64ETJG | 64Mbit | SOP8 150mil | T/Y/R |
| GD25LF64ETJS | 04101011 | 3076 13011111 | 1/1/K |
| GD25LF64ESJG | 64Mbit | SOP8 208mil | T/Y/R |
| GD25LF64ESJS | 04101011 | 3076 20611111 | 1/1/K |
| GD25LF64ENJG | 64Mbit | USON8 (3x4mm) | R |
| GD25LF64ENJS | 04101011 | 030116 (38411111) | K |
| GD25LF64EQJG | 64Mbit | LICONS (AvAmm) | Y/R |
| GD25LF64EQJS | 04101011 | USON8 (4x4mm) | 1/K |
| GD25LF64EWJG | C 4 N 4 h i t | MCONO (CVE mains) | V/D |
| GD25LF64EWJS | 64Mbit | WSON8 (6x5mm) | Y/R |

GD25LF64E

Temperature Range E: Industrial+ (-40°C to +125°C)

| Product Number | Density | Package Type | Packing Options |
|----------------|---------------|-------------------|--------------------|
| GD25LF64ETEG | 64Mbit | SOP8 150mil | T/Y/R |
| GD25LF64ETES | 04MINIT | 3076 13011111 | 1/1/K |
| GD25LF64ESEG | 64Mbit | SOP8 208mil | T/Y/R |
| GD25LF64ESES | 04IVIDIL | SOP6 20611111 | 1/1/15 |
| GD25LF64ENEG | 64Mbit | LICONS (2v4mm) | В |
| GD25LF64ENES | 04IVIDIL | USON8 (3x4mm) | R |
| GD25LF64EQEG | 64Mbit | LISONS (AvAmm) | Y/R |
| GD25LF64EQES | 04IVIDIL | USON8 (4x4mm) | Y/R |
| GD25LF64EWEG | C 4 N 4 h i t | MCONO (CVE manna) | V/D |
| GD25LF64EWES | 64Mbit | WSON8 (6x5mm) | Y/R |


Temperature Range F: Industrial+ (-40°C to +85°C)


| Product Number | Density | Package Type | Packing Options |
|----------------|---------------|-------------------|--------------------|
| GD25LF64ETFG | 64Mbit | SOP8 150mil | T/Y/R |
| GD25LF64ETFS | 04IVIDIL | SOPO ISUIIII | 1/1/15 |
| GD25LF64ESFG | 64Mbit | SOP8 208mil | T/Y/R |
| GD25LF64ESFS | 04IVIDIL | SOP6 20611111 | 1/1/15 |
| GD25LF64ENFG | 64Mbit | LICONS (2v4mm) | В |
| GD25LF64ENFS | 04IVIDIL | USON8 (3x4mm) | R |
| GD25LF64EQFG | 64Mbit | LICONS (AvAmm) | V/D |
| GD25LF64EQFS | 64Mbit | USON8 (4x4mm) | Y/R |
| GD25LF64EWFG | C 4 N 4 h i t | MCONO (CVE manna) | V/D |
| GD25LF64EWFS | 64Mbit | WSON8 (6x5mm) | Y/R |





10 PACKAGE INFORMATION

10.1 Package SOP8 150MIL









Dimensions


| Sy | mbol | ۸ | A1 | A2 | b | | D | E | E1 | е | | L1 | h | θ |
|----|------|------|------|------|------|------|------|------|------|------|------|------|------|----|
| ι | Jnit | A | AI | AZ | В | С | , D | _ | E1 | е | _ | L1 | h | 0 |
| | Min | - | 0.10 | 1.25 | 0.31 | 0.10 | 4.80 | 5.80 | 3.80 | | 0.40 | | 0.25 | 0° |
| mm | Nom | - | 0.15 | 1.45 | 0.41 | 0.20 | 4.90 | 6.00 | 3.90 | 1.27 | - | 1.04 | - | - |
| | Max | 1.75 | 0.25 | 1.55 | 0.51 | 0.25 | 5.00 | 6.20 | 4.00 | | 0.90 | | 0.50 | 8° |


Note:


1. Both the package length and width do not include the mold flash.




10.2 Package SOP8 208MIL










Dimensions


| Syı | mbol | | A4 | 40 | L | | - | - | F4 | | | 1.4 | 0 |
|-----|------|------|------|------|----------|------|------|------|------|------|------|------|----|
| U | Init | Α | A1 | A2 | b | С | D | E | E1 | е | L | L1 | Ð |
| | Min | - | 0.05 | 1.70 | 0.31 | 0.15 | 5.13 | 7.70 | 5.18 | | 0.50 | | 0° |
| mm | Nom | - | 0.15 | 1.80 | 0.41 | 0.20 | 5.23 | 7.90 | 5.28 | 1.27 | - | 1.31 | - |
| | Max | 2.16 | 0.25 | 1.90 | 0.51 | 0.25 | 5.33 | 8.10 | 5.38 | | 0.85 | | 8° |

Notes:

1. Both the package length and width do not include the mold flash.

10.3 Package USON8 (3x4mm)






Dimensions


| Syı | mbol | | A1 | | L | D | D1 | E | E1 | | e1 | |
|-----|------|------|------|------|----------|------|------|------|------|------|------|------|
| U | Init | A | AI | С | b | U | וט | | E1 | е | eı | L |
| | Min | 0.50 | 0.00 | 0.10 | 0.25 | 2.90 | 0.10 | 3.90 | 0.70 | 0.80 | 0.80 | 0.50 |
| mm | Nom | 0.55 | 0.02 | 0.15 | 0.30 | 3.00 | 0.20 | 4.00 | 0.80 | BSC | BSC | 0.60 |
| | Max | 0.60 | 0.05 | 0.20 | 0.35 | 3.10 | 0.30 | 4.10 | 0.90 | BSC | BSC | 0.70 |

- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




10.4 Package USON8 (4x4mm)





Top View

Side View




Bottom View


Dimensions

| Symbol | | ۸ | A1 | | L | - | D1 | Е | E1 | | |
|--------|-----|------|------|------|----------|------|------|------|------|------|------|
| Unit | | A | AI | С | b | D | וט | | E1 | е | L |
| | Min | 0.40 | 0.00 | 0.10 | 0.25 | 3.90 | 2.20 | 3.90 | 2.90 | | 0.35 |
| mm | Nom | 0.45 | 0.02 | 0.15 | 0.30 | 4.00 | 2.30 | 4.00 | 3.00 | 0.80 | 0.40 |
| | Max | 0.50 | 0.05 | 0.20 | 0.35 | 4.10 | 2.40 | 4.10 | 3.10 | | 0.45 |

- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other


10.5 Package WSON8 (6x5mm)





Top View

Side View



Bottom View

Dimensions

| Sy | mbol | | A1 | | b | D | D2 | E | E2 | | |
|----|------|------|------|-------|------|------|------|------|------|------|------|
| U | Jnit | Α | A1 | С | | , b | DZ | | EZ | е | L |
| | Min | 0.70 | 0.00 | 0.180 | 0.35 | 5.90 | 3.30 | 4.90 | 3.90 | | 0.50 |
| mm | Nom | 0.75 | 0.02 | 0.203 | 0.40 | 6.00 | 3.40 | 5.00 | 4.00 | 1.27 | 0.60 |
| | Max | 0.80 | 0.05 | 0.250 | 0.50 | 6.10 | 3.50 | 5.10 | 4.10 | | 0.75 |

- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.

GD25LF64E

11 REVISION HISTORY

| Version No | Description | Page | Date |
|------------|---|-----------------|------------|
| 1.0 | Initial release | All | 2020-2-12 |
| | Add -40~105°C & -40~125°C DC&AC parameter | P47-P54 | |
| 1.1 | Modify -40~85℃ Icc₁ Standby Current | P46 | 2020-07-21 |
| | Add SOP8 150mil | P59 | |
| | Add Note of IO2 and IO3 | P5-6 | |
| | Modify Dummy Cycle Table of C0H | P29 | |
| 1.2 | Add Note of t _{RS} | P50-55 | 2023-6-1 |
| | Update Ordering Information | P56-58 | |
| | Add Coplanarity of SOP8 150mil and SOP8 208mil Package | P59-60 | |
| 1.3 | Modify Typo | P4 | 2024-1-3 |
| | Modify Dummy Clock Numbers of EBh QPI Timing | P26 | |
| | Add Note of C0h | P29 | |
| 1.4 | Modify Power-On Timing and Add VPWD and tPWD Parameters | P45 | 2024-5-10 |
| | Add AC Parameters tclsh, tovcl, tcldx, tchqv and DTR Timing | P50, 52, 54, 56 | |
| | Modify Note1 of USON8 and WSON8 Package | P62-64 | |

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, noninfringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.